Verilink DIU 2130 (880-503297-001) Product Manual Uživatelský manuál Strana 22

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 101
  • Tabulka s obsahem
  • ŘEŠENÍ PROBLÉMŮ
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 21
DIU 2130 Quick Set-up
2
-4 Verilink
The Timing Source defaults to CSU, meaning that the DIU 2130 will
derive its transmit clock from the source selected in the CSU
configuration (recovered network clock in this example). This is
correct for this example.
The DS0 (timeslot) selection prompt appears as an uppercase
D
DD
D
with a lowercase
p
pp
p
. The lowercase
p
pp
p
is a variable. Instead of typing
p
pp
p
”, use a port number, 1 or 2. For this example, timeslots 1
through 12 are to be used on Data Port 1 and timeslots 13 through
24 are to be assigned to Data Port 2.
Type
D1
and press
ENTER
.
At the prompt
enter port 1 channels >
enter port 1 channels >enter port 1 channels >
enter port 1 channels >
type
1-12
and press
ENTER
.
This assigns timeslots 1 through 12 to Data Port 1.
Now type
D2
and press
ENTER
.
At the prompt
enter port 2 channels >
enter port 2 channels >enter port 2 channels >
enter port 2 channels >
type
13-24
and press
ENTER
.
This assigns timeslots 13 through 24 to Data Port 2.
Press
ENTER
again to refresh the display with the timeslot (DS0)
assignments.
Figure 2-3 DIU 2130 Configuration Menu
Lead toggles are used to determine whether the control leads on
the synchronous serial interface will function in the normal way or
be forced on. When the DTE does not assert control leads they can
--- DIU 2130 CONFIGURATION/DIAGNOSTIC MENU ---
--- DIU 2130 CONFIGURATION/DIAGNOSTIC MENU --- --- DIU 2130 CONFIGURATION/DIAGNOSTIC MENU ---
--- DIU 2130 CONFIGURATION/DIAGNOSTIC MENU ---
C) CSU [ 1,1 ]
C) CSU [ 1,1 ]C) CSU [ 1,1 ]
C) CSU [ 1,1 ]
T) timing source CSU
T) timing source CSUT) timing source CSU
T) timing source CSU
chnl 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
chnl 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 chnl 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
chnl 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Dp)port 01 01 01 01 01 01 01 01 01 01 01 01 02 02 02 02 02 02 02 02 02 02 02 02
Dp)port 01 01 01 01 01 01 01 01 01 01 01 01 02 02 02 02 02 02 02 02 02 02 02 02Dp)port 01 01 01 01 01 01 01 01 01 01 01 01 02 02 02 02 02 02 02 02 02 02 02 02
Dp)port 01 01 01 01 01 01 01 01 01 01 01 01 02 02 02 02 02 02 02 02 02 02 02 02
Lead Toggles DTR) DSR) RTS) CTS) DCD)
Lead Toggles DTR) DSR) RTS) CTS) DCD) Lead Toggles DTR) DSR) RTS) CTS) DCD)
Lead Toggles DTR) DSR) RTS) CTS) DCD)
Forced Ports -/- -/- -/- -/- -/-
Forced Ports -/- -/- -/- -/- -/- Forced Ports -/- -/- -/- -/- -/-
Forced Ports -/- -/- -/- -/- -/-
Port 1 Port 2 Statistics
Port 1 Port 2 Statistics Port 1 Port 2 Statistics
Port 1 Port 2 Statistics
Mp) mode 56K 56K FW/HW Rev.............1.6/0.8
Mp) mode 56K 56K FW/HW Rev.............1.6/0.8Mp) mode 56K 56K FW/HW Rev.............1.6/0.8
Mp) mode 56K 56K FW/HW Rev.............1.6/0.8
Sp) scram/hdlc inv N/N N/N Battery...............OK
Sp) scram/hdlc inv N/N N/N Battery...............OKSp) scram/hdlc inv N/N N/N Battery...............OK
Sp) scram/hdlc inv N/N N/N Battery...............OK
Kp) clocking ST ST DTE Intf..............V.35/V.35
Kp) clocking ST ST DTE Intf..............V.35/V.35Kp) clocking ST ST DTE Intf..............V.35/V.35
Kp) clocking ST ST DTE Intf..............V.35/V.35
Gp) LOS lead NONE NONE Data bus..............A
Gp) LOS lead NONE NONE Data bus..............AGp) LOS lead NONE NONE Data bus..............A
Gp) LOS lead NONE NONE Data bus..............A
Ep) enable loop YES YES Tp) test and monitor BEC
Ep) enable loop YES YES Tp) test and monitor BECEp) enable loop YES YES Tp) test and monitor BEC
Ep) enable loop YES YES Tp) test and monitor BEC
Np) near loopback OFF OFF Pp) monitor leads and status
Np) near loopback OFF OFF Pp) monitor leads and statusNp) near loopback OFF OFF Pp) monitor leads and status
Np) near loopback OFF OFF Pp) monitor leads and status
Fp) far loopback ON OFF A) Alarm Enable......YES
Fp) far loopback ON OFF A) Alarm Enable......YESFp) far loopback ON OFF A) Alarm Enable......YES
Fp) far loopback ON OFF A) Alarm Enable......YES
[1,2] DIU 2130 >
[1,2] DIU 2130 >[1,2] DIU 2130 >
[1,2] DIU 2130 >
Zobrazit stránku 21
1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 100 101

Komentáře k této Příručce

Žádné komentáře